Universal Access To All Knowledge
Home Donate | Store | Blog | FAQ | Jobs | Volunteer Positions | Contact | Bios | Forums | Projects | Terms, Privacy, & Copyright
Search: Advanced Search
Anonymous User (login or join us)
Upload
Search Results
Results: 1 through 1 of 1 (0.003 secs)
You searched for: mediatype:texts AND collection:theides AND subject:"Finite Impulse Response (FIR) Filter"
[texts]FIR Filter Implementation by Systolization using DA-based Decomposition
In this paper we present 1D and 2D systolic Distributed Arithmetic (DA) based structures that are designed for the implementation of Finite Impulse Response (FIR) filters. The paper compares the 1D DA based systolic structure with 1D systolic DA based decomposition method. The filters are implemented on a Xilinx Virtex II Pro (XC2VP30) FPGA using HDL and system metrics like Area, Gate Count, MaximumUsable Frequency and Power consumption are estimated for different filter orders and address lengt...
Keywords: Distributed arithmetic (DA); Field Programmable Gate Arrays (FPGA); Finite Impulse Response (FIR) filter; systolic array
Downloads: 78
Advanced search

Group results by:

> Relevance
Mediatype
Collection

Refine your search:

File formats
MP3 files
Any audio file
Movie files
Images

Related collections

theides

Related creators

Related mediatypes

texts